说明:双击或选中下面任意单词,将显示该词的音标、读音、翻译等;选中中文或多个词,将显示翻译。
您的位置:首页 -> 句库 -> 截尾卷积码
1.
Research on an-based decode of Tail-biting convolutional codes and their performance analyses used to LTE system
LTE系统中截尾卷积码译码算法研究及仿真性能分析
2.
Convolution Code of the Viterbi Decoding FPGA to Achieve
卷积码Viterbi译码的FPGA实现
3.
Concatenated Reed-Solomon Product Code/Convolutional Code with Iterative Decoding
迭代译码的级联Reed-Solomon乘积码与卷积码
4.
Research on Decoding Tech of Convolutional Turbo Codes;
循环卷积Turbo码译码技术研究
5.
The Research of the Logic Algebra Decoding Method of (2, 1, 4) Convolutional Code;
(2,1,4)卷积码的逻辑代数译码方法研究
6.
Construction of Quasi-Cyclic LDPC Block and Convolutional Codes
准循环LDPC分组码和卷积码的构造
7.
Packet decoding method for convolutional codes based on FPGA
基于FPGA的卷积码分组译码方法
8.
VHDL Realization of Encoder and Decoder for Convolutional Code in Communication System
通信系统中卷积码编解码器的VHDL实现
9.
A High-speed viterbi-decoding Scheme for Convolutional Code
卷积码的Viterbi高速译码方案
10.
Decoder Design for Convolutional Code Based on Viterbi Method
基于维特比算法的卷积码译码器设计
11.
Novel decoding of convolutional codes for OCDMA system
基于OCDMA的新型卷积码译码方案
12.
Research on the Hight Efficient Encoding/Decoding Technique for LDPC Codes and Serially Concatenated LDPC/Convolutional Codes;
高效LDPC码及级联LDPC/卷积码编译码的性能研究
13.
The BICM-ID performance research based on convolutional codes,LDPC codes and Turbo codes
基于卷积码、LDPC码、Turbo码的BICM-ID性能的研究
14.
The FPGA Design and Implement of Viterbi Encoder and Decoder for Convolutional Codes
基于FPGA的卷积码Viterbi编码/译码器的设计与实现
15.
Application of an Unequal Error Prot ection with Convolutional Codes;
卷积码UEP方案在分等级传输中的应用
16.
Research and Implementation of Convolutional Coding Algorithm in TD-SCDMA
TD-SCDMA系统卷积编码算法研究与实现
17.
Implement of a CRC and Convolution Encoding System Based on VHDL
基于VHDL语言的CRC加卷积编码系统
18.
Method correcting network packet losses based on (2,1,N) convolutional code
基于(2,1,N)卷积码的网络丢包纠错方法